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Abstract—Class EF and Class E/F inverters are hybrid invert-
ers that combine the improved switch voltage and current wave-
forms of Class F and Class F-1 inverters with the efficient switching
of Class E inverters. As a result, their efficiency, output power
and power output capability can be higher in some cases than
the Class E inverter. Little is known about these inverters and no
attempt has been made to provide an in depth analysis on their per-
formance. The design equations that have been previously derived
are limited and are only applicable under certain assumptions.
This paper is the first to provide a comprehensive set of analyti-
cal analysis of Class EF and Class E/F inverters. The Class EF2
inverter is then studied in further detail and three special opera-
tion cases are defined that allow it to either operate at maximum
power-output capability, maximum switching frequency, or max-
imum output power. Final design equations are provided to allow
for rapid design and development. Experimental results are pro-
vided to confirm the accuracy of the performed analysis based on
a 23-W Class EF2 inverter at 6.78-MHz and 8.60-MHz switch-
ing frequencies. The results also show that the Class EF2 inverter
achieved an efficiency of 91% compared to a 88% efficiency when
operated as a Class E inverter.
Index Terms—Class EF inverters, Class E inverters, high-
frequency inverters.
I. INTRODUCTION
EMERGING technologies such as wireless power trans-fer (WPT) and small-size radio-frequency plasma sources
demand efficient, powerful, and multimegahertz switching res-
onant inverters. These demands have imposed increased chal-
lenges in the design and construction of dc/ac inverters and
amplifiers. At the circuit level, the switching frequency and out-
put power of an inverter is limited by the currently available
devices for a desired efficiency. For instance, the input gate
charge, output capacitance, and on-state resistance of a certain
MOSFET will have a significant effect of the performance of an
inverter in terms of its efficiency and output power capability.
The layout of the printed circuit board (PCB), the availability
and choice of low-loss passive components, measurement, and
evaluation become more difficult.
Resonant topologies are seen to be the most suitable design
choice for a multimegahertz switching power inverters due to
their reduced switching losses. One particular topology that has
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recently been of increasing interest is the Class E inverter. The
Class E inverter is capable of operating efficiently at switching
frequencies above 1 MHz due to its operation at zero-voltage
switching (ZVS) and zero-derivative voltage switching (ZDS)
conditions, can deliver more power than other classes for a
certain input voltage and is simple to construct because of its
low component-count. Class E inverters are well documented
in the literature [1]–[5] and have been widely used in WPT
applications [6]–[8].
It has been reported in [9]–[12] that the efficiency of the
Class E inverter can be improved and its voltage or current
stresses can be reduced by adding a resonant network either
in parallel or series to its load network. The method of adding
resonant networks to the load network is used in Class F and
Class F-1 inverters, and by applying it to the Class E inverter
results in a hybrid inverter, which has been referred to as the
Class EFn or Class E/Fn inverter. The subscript n refers to the
ratio of the resonant frequency of the added resonant network to
the switching frequency of the inverter and is an integer number
greater or equal than 2. The “EFn” term is used if n is an even
integer and the “E/Fn” term is used if n is an odd integer. The
added resonant network or networks could be in the form of a
series LC lumped network that is connected in parallel with the
load network as shown in [10], [11], [13], [14], a parallel LC
lumped network that is connected in series with the load network
as shown in [9] or a combination of both series and parallel LC
lumped networks that are connected in series and in parallel
with the load network as shown in [12]. A λ/4 transmission line
that is inserted between the supply source and the inverter can
be also be used as shown in [15] and [16].
The concept of combining Class E and Class F or Class F-1
inverters was introduced by Kee in 2002 [12]. Since 2002, the
research and contribution has been limited with fewer than ten
journal papers published regarding Class EF and Class E/F in-
verters. In his paper, Kee presented an overview of the Class E/F
inverter and a generalized frequency-domain-based analysis
method to determine the voltage and current waveforms for any
combination of added lumped LC resonant networks. However,
in this early work, Kee did not provide final design equations
to determine component values and other parameters, such as
output power and maximum power-output capability, for a spe-
cific combination of added LC resonant network. In addition,
the analysis that was presented only considered resonant LC
networks with a large energy storage capacity or high loaded
quality (Q) factors.
A subsequent publication by Grebennikov [10] presented
closed-form analytical equations for the Class EF and Class E/F
inverters with an added series LC lumped network in parallel
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Fig. 1. Circuit diagram of the Class EF or Class E/F inverter.
with the load network as shown in Fig. 1. Design equations
were derived specifically for the Class E/F3 inverter based on
the assumption that the added series LC resonant network has
a large energy storage capacity such that the current flowing in
it is sinusoidal with a frequency equal to its resonant frequency,
and the duty cycle is at 50%. Another publication by Kacz-
marczyk [11] presented a piecewise-linear state-space model
for the Class EF2 and Class E/F3 inverters with a series LC
resonant network in parallel with the load network. The model
was solved numerically to obtain the components’ values for
ZVS and ZDS conditions for any desired duty cycle and for
any loaded Q’s of the added series LC resonant network and
the output network. Kaczmarczyk’s model provided the values
of duty cycles that will maximize the power-output capabil-
ity and showed that maximum power-output capability of the
Class EF2 and Class E/F3 inverters is higher than that of the
Class E inverter. Other published papers about Class EF and
Class E/F inverters use iterative impedance tuning methods [14]
and customized radio-frequency (RF) optimization software [9]
to design and optimize the inverter. These methods provide little
insight on how the inverter operates and do not aid the reader in
designing a specific Class EF or Class E/F inverter.
It is noted that the inverter presented in [14], which has the
same circuit diagram of the Class EF inverter shown in Fig. 1,
has been referred to as the Class φ2 inverter by the authors. The
difference lies in the fact that the Class φ2 inverter uses a finite
input choke (L1 in Fig. 1) as opposed to a infinite inductance
input choke in the Class EF inverter. Using a finite inductance
input choke makes the choke a part of the load network and has
the effect of increasing the maximum switching frequency of
the inverter. This is similar to the case of the “Class E inverter
with finite dc-feed inductance” where the maximum switch-
ing frequency of a Class E inverter is increased by a factor of
approximately four by using a finite inductance input choke [2].
Based on the previous review, it can be noticed that all the
analysis that has been performed has not provided an in-depth
“power electronic” view of the performance of Class EF and
Class E/F inverters in terms of its efficiency, maximum volt-
age and current stresses, power-output capability, input dc re-
sistance, and maximum switching frequency and how do they
compare with the Class E inverter. The analysis has been limited
due to the assumption that duty cycle is exactly 50% and the
energy capacity or Q of the added LC resonant network is high.
It can be practically difficult to implement a high QLC resonant
network at several megahertz especially for power applications.
This is because the equivalent series resistance (ESR) of in-
ductors become large, which leads to excessive power losses
and can, therefore, limit the advantages of using a Class EF or
Class E/F inverter over a Class E inverter. Magnetic cores should
also be avoided as they cause additional losses and can limit the
power delivered by the inverter due to saturation. Consequently,
a low Q resonant LC network with a small inductance should
be considered as this allows for air-cored inductors consisting
of a few turns to be used.
Having identified the limitations in the early analysis, this pa-
per will provide a comprehensive and closed-form expressions
of Class EF and Class E/F inverters for any Q value of an added
series LC lumped resonant network and at any duty cycle. The
Class EF2 inverter will be studied in detail and special cases will
be defined. Performance parameters such as efficiency, power-
output capability, maximum frequency, maximum voltage, and
current stresses will be evaluated for all of the defined special
cases. Final design equations will be derived that will allow a
designer to calculate the required components’ values in a sim-
ilar way to what has been previously performed on the Class E
inverter. The efficiency of all special cases of the Class EF2
inverter will be compared to that of the Class E inverter. Finally,
experimental results will be shown to confirm the validity of the
performed analysis and the derived design equations.
II. MODELING AND ANALYSIS
Fig. 1 shows the circuit diagram of the Class EF and Class E/F
inverters. Inductor L2 and capacitor C2 are the added series
LC network. Inductor L3 is divided into an inductance L that
resonates with C3 at the switching frequency and a residual
inductance Lx . The analysis will be based on the following
assumptions:
1) the transistor and its body diode form an ideal switch
whose ON resistance is zero, OFF resistance is infinity,
and switching times are zero;
2) the choke inductance is high enough such that the input
current IIN is a dc current;
3) the loaded quality factor of the L3C3RL branch is high
enough such that the current io through it is sinusoidal;
4) the shunt capacitance C1 is assumed to be constant and
absorbs the output capacitance of the transistor;
5) there are no losses in the circuit so that all the power
supplied by the source is delivered to the load RL .
This paper will follow the general method that has been used
in the literature for Class E switching circuits in which the anal-
ysis that will be presented is for optimum switching operation
with a fixed load only [3]–[5], [9], [10], [15]. Fig. 2 shows the
circuit of the Class EF or Class E/F inverter based on the afore-
mentioned assumptions. The output current io is sinusoidal and
is given by
io(ωt) = im sin(ωt + φ) (1)
where im is the output current’s magnitude and φ is its phase.
For the period 0 ≤ ωt < 2πD, the switch is ON, therefore
vDS (ωt) = 0, for 0 ≤ ωt < 2πD (2)
iC1 (ωt) = 0, for 0 ≤ ωt < 2πD. (3)
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Fig. 2. Circuit diagram of the Class EF or Class E/F inverter for analysis.
By applying the KCL at the switch’s drain node, the current in
the switch is
iS (ωt) = IIN − iL2 (ωt)− io(ωt), for 0 ≤ ωt < 2πD. (4)
Since the switch is ON, the total voltage across the series tuned
L2C2 network is zero. The L2C2 network now is a source-free
undamped circuit and its current (iL2 ) normalized with respect
to the input dc current (IIN ) is given by
iL2
IIN
(ωt) = A1 cos(q1ωt) + B1 sin(q1ωt) (5)
where q1 is the ratio of the resonant frequency of L2C2 to the
switching frequency and is given by
q1 = n =
1
ω
√
L2C2
. (6)
The coefficients A1 and B1 are to be determined based on
equation’s boundary conditions.
For the period 2πD ≤ ωt < 2π, the switch is turned OFF,
therefore
iS (ωt) = 0, for 2πD ≤ ωt < 2π. (7)
By applying the KCL at the drain node, the current in the series
tuned L2C2 network is
iL2 (ωt) = IIN − io(ωt)− iC1 (ωt)
= IIN − im sin(ωt + φ)− ωC1 dvDS(ωt)
dωt
. (8)
The switch’s voltage is equal to the total voltage across the L2C2
network and is given by
vDS(ωt) = ωL2
diL2 (ωt)
dωt
+
1
ωC2
∫ τ
2πD
iL2 (ωt)dωt + vC2 (2πD). (9)
Differentiating the aforementioned equation gives
dvDS(ωt)
dωt
= ωL2
d2iL2 (ωt)
dωt2
+
1
ωC2
iL2 (ωt). (10)
Substituting (10) into (8) and normalizing with respect to the
input current gives
iL2
IIN
(ωt) = 1− im
IIN
sin(ωt + φ)
− ω2L2C1
d2 iL 2
IIN
(ωt)
dωt2
−C1
C2
iL2
IIN
(ωt). (11)
Equation (11) is a linear nonhomogeneous second-order
differential equation, which has the following general
solution
iL2
IIN
(ωt) = A2 cos(q2ωt) + B2 sin(q2ωt)
− q
2
2p
q22 − 1
sin(ωt + φ) +
1
k + 1
(12)
where
k =
C1
C2
(13)
q2 =
1
ω
√
C1 + C2
L2C1C2
= q1
√
k + 1
k
(14)
p =
C2
C1 + C2
im
IIN
=
1
k + 1
im
IIN
(15)
and the coefficients A2 and B2 are to be determined based on the
equation’s boundary conditions. The boundary conditions are
determined from the current and voltage continuity conditions
when the switch turns ON and OFF, which can be described
by
iL2 (2πD
−) = iL2 (2πD
+) (16)
iL2 (0) = iL2 (2π) (17)
diL2 (ωt)
dωt
∣∣∣∣
ωt=2πD−
=
diL2 (ωt)
dωt
∣∣∣∣
ωt=2πD+
(18)
diL2 (ωt)
dωt
∣∣∣∣
ωt=0
=
diL2 (ωt)
dωt
∣∣∣∣
ωt=2π
. (19)
The current through capacitor C1 for the period 2πD ≤ ωt <
2π is
iC1 (ωt) = IIN − io(ωt)− iL2 (ωt). (20)
and normalizing with respect to the input current and using (13)
gives
iC1
IIN
(ωt) = 1− p(k + 1) sin(ωt + φ)− iL2
IIN
(ωt). (21)
The drain voltage for the period 2πD ≤ ωt < 2π is
vDS(ωt) =
IIN
ωC1
∫ ωt
2πD
iC1
IIN
(τ)dτ (22)
where τ is a dummy variable. Substituting the ZVS (vDS(2π) =
0) and ZDS (iC1 (2π) = 0) conditions into the aforementioned
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equation gives the following two equations:
2π
k
k + 1
(1−D) + p( cos(2πD + φ)− cosφ)
(
q22
q22 − 1
− (k + 1)
)
+
A2
q2
(
sin(2πDq2)−sin(2πq2)
)
+
B2
q2
(
cos(2πq2)− cos(2πDq2)
)
= 0
(23)
k
k + 1
+ p sinφ
(
q22
q22 − 1
− (k + 1)
)
− (A2 cos(2πq2) + B2 sin(2πq2)) = 0.
(24)
Equations (16)–(19) and (23)–(24) are six simultaneous equa-
tions with six unknown parameters which are A1 , A2 , B1 , B2 ,
p, and φ. The equations can be solved for specific values of q1 ,
duty cycle D and k. An analytical solution exists, however the
resulting expressions are too complex and do not provide any
insight. Therefore we have solved these equations numerically
using the MATLAB function fsolve.
A. Voltage and Current Waveforms
Equation (22) can be written as
vDS(ωt) =
IIN
ωC1
β(ωt) (25)
where
β(ωt) =
∫ ωt
2πD
iC1
IIN
(τ)dτ. (26)
The dc component (or average) of the drain voltage is equal to
the input voltage supply, i.e.
VIN =
IIN
2πωC1
∫ 2π
2πD
β(ωt)dωt. (27)
By substituting (27) into (25), the normalized drain voltage with
respect to the input voltage can be written as
vDS
VIN
(ωt) =
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
0, for 0 ≤ ωt < 2πD
2πβ(ωt)∫ 2π
2πD
β(ωt)dωt
, for 2πD ≤ ωt < 2π.
(28)
Using (15), the normalized switch current with respect to the
input dc current can be written as
iS
IIN
(ωt) =
⎧⎪⎪⎨
⎪⎪⎩
1− p(k + 1) sin(ωt + φ) −(A1 cos(q1ωt)
+B1 sin(q1ωt)
)
, for 0 ≤ ωt < 2πD
0, for 2πD ≤ ωt < 2π.
(29)
By using the numerical solutions for A1 , A2 , B1 , B2 , p, and
φ, the voltage and current waveforms throughout the inverter
can be plotted for given values of q1 , duty cycle and k. Fig. 3
shows switch’s voltage and current waveforms and the current
of inductor L2 for selected values of q1 , duty cycle and k.
It can be noticed from the plotted waveforms that the switch
peak drain voltage and peak drain current and the shape of their
waveform change according to the duty cycle. As the duty cycle
decreases the switch peak drain voltage increases and its peak
drain current decreases. The shape of the current waveform of
inductor L2 is mainly affected by the value of k. The current
is almost sinusoidal and high k values and its frequency ratio
to the switching frequency is equal to the value q1 over the
entire switching period. The current becomes less sinusoidal,
or contains additional harmonics, at low k values. For the case
when q1 = 2, the slope of the switch current at the instant when
it is turned OFF is positive at a higher k, and is negative at a
lower k.
B. Input DC Resistance
The dc component (or average) of the switch current is equal
to the dc input current, hence
1
2π
∫ 2π
0
iS
IIN
(ωt)dωt = 1
=
p
2π
(
cos(2πD + φ)− cosφ)(k + 1) + D
− 1
2πq1
(
A1 sin(2πDq1) + 2B1 sin2(πDq1)
)
. (30)
Solving (30) for p gives
p =
2π(1−D) + A1
q1
sin(2πDq1) +
2B1
q1
sin2(πDq1)
(k + 1)
(
cos(2πD + φ)− cosφ) .
(31)
Substituting (31) into (15) gives the normalized value of im with
respect to the input dc current
im
IIN
=
2π(1−D) + A1
q1
sin(2πDq1) +
2B1
q1
sin2(πDq1)
cos(2πD + φ)− cosφ .
(32)
All the power supplied by the source will be consumed in the
load, thus
PIN = Po
VINIIN =
1
2
i2mRL. (33)
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Fig. 3. Theoretical voltage and current waveforms for q1 = 2, 3, and 4 at different duty cycle and k values (a) q1 = 2 (Class EF2 ) (b) q1 = 3 (Class E/F3 )
(c) q1 = 4 (Class EF4 ).
Rearranging the aforementioned equation and using (32) gives
in the input dc resistance seen by the source
VIN
IIN
= RDC =
1
2
(
im
IIN
)2
RL (34)
RDC
RL
=
1
2
⎛
⎜⎜⎝
2π(1−D) + A1
q1
sin(2πDq1) +
2B1
q1
sin2(πDq1)
cos(2πD + φ)− cosφ
⎞
⎟⎟⎠
2
.
(35)
C. Voltage and Current Stresses
The peak voltage across the switch can be calculated by dif-
ferentiating (28) and setting it to zero
d
vDS
VIN
(ωt)
dωt
= 0 (36)
which leads to the following equation:
dβ(ωt)
dωt
=
iC1
IIN
(ωt) = 0. (37)
An explicit solution does not exist for (37), it can however be
solved numerically for specific values of q1 , duty cycle, and
k. Another approach to determine the peak voltage across the
switch is to search for a value for ωt that maximizes the switch
voltage. The MATLAB function fminbnd() can be used to
determine the switch voltage peaks for a certain q1 value over a
duty cycle range and a k.
The peak switch current can either occur during the switch
on-state period 0 ≤ ωt < 2πD or at the end of the switch on-
state period ωt = 2πD−. The peak switch current during the
switch on-state period can be obtained by differentiating (29)
and setting it to zero and solved for ωt
d
iS
IIN
(ωt)
dωt
= 0. (38)
The calculated value of ωt should be substituted back into (29)
and the evaluated peak switch current should be compared with
the switch current value at ωt = 2πD and the switch maximum
current is the greater value of the two. Alternatively, the peak
switch current can be found by searching for a value for ωt that
maximizes the switch current. Fig. 4 shows the switch’s max-
imum voltage and current normalized with respect to the input
voltage and input dc current, respectively, for q1 = 2, 3 & 4 and
for selected values of k. It can be noted from the figures that
higher values of k have a slight effect on the peak values of the
switch voltage and current, whereas the duty cycle has a much
more significant effect.
D. Power-Output Capability
The power-output capability is defined as the ratio of the
output power to the maximum voltage and current stresses of
the switch. It is an indication of the switch utilization for a
certain output power. It can be represented as
cp =
Po
vDSmax iSmax
. (39)
Since it has been assumed that the inverter is ideal, therefore,
all the power supplied by the source is consumed in the load,
the power-output capability can be written as
cp =
VINIIN
vDSmax iSmax
. (40)
Using the solutions obtained from (37) and (38) the power-
output capability can be calculated for specific values of q1 .
Fig. 5 shows the variation of the power-output capability with
duty cycle for q1 = 2, q1 = 3, q1 = 4, and for selected values
of k.
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Fig. 4. Maximum switch voltage and current for q1 = 2, 3, and 4 (a) q1 =
2 (Class EF2 ) (b) q1 = 3 (Class E/F3 ) (c) q1 = 4 (Class EF4 ).
Fig. 5. Power-output capability variations for q1 = 2, 3, and 4 (a) q1 = 2
(Class EF2 ) (b) q1 = 3 (Class E/F3 ) (c) q1 = 4 (Class EF4 ).
III. DESIGN EQUATIONS AND SPECIAL CASES FOR THE
CLASS EF2 INVERTER
A. Power-Output Capability as a Function of k
Since the inverter can operate at any given value of q1 , duty
cycle, and k, it is of interest to operate the inverter at its high-
est power-output capability point. It will be assumed that series
L2C2 is tuned to the second harmonic of the switching fre-
quency, i.e., q1 = 2 (Class EF2). The aim now is for a given
Fig. 6. Path of maximum cp and associated duty cycle as a function k.
Fig. 7. Variation of parameters with k for highest cp (a) duty cycle and q2
(b) p and φ (c) A1 and A2 (d) B1 and B2 .
Fig. 8. Variation of the switch’s peak drain voltage and current with k for
highest cp (a) peak drain voltage (b) peak drain current.
k to find the value of duty cycle that will result in the high-
est power-output capability operation. Fig. 6 shows the path of
maximum power-output capability as k and the duty cycle vary.
Fig. 7 shows the variation of the parameters A1 , A2 , B1 , B2 ,
q2 , p, and φ along the maximum power-output capability path.
Fig. 8 shows the variation of the switch’s peak drain voltage
and current with k. It can be noticed from Fig. 7 that as k
increases the value of q2 approaches the value of q1 which is
2. The values of the coefficients A1 and A2 begin to approach
each other and the values of the coefficients B1 and B2 approach
each other as well. This means that the current in inductor L2
becomes sinusoidal with a frequency equal to q1ω or 2ω for the
case when q1 = 2.
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Fig. 9. Variation of RL , Lx , C1 and C2 with k for maximum power output
capability (a) RDC /RL (b) ωLx /RL (c) ωRL C1 (d) ωRL C2 .
Based on the previous analysis, the graphical solutions of
the normalized values of the input resistance RDC , capacitors
C1 , C2 , and residual impedance Lx can be plotted as shown in
Fig. 9. It can be noticed in Fig. 9(a) that for a k value below 12
the input resistance is higher than that of the Class E inverter
and this means that at a certain input voltage and load resistance
the Class EF inverter provides less power throughput than the
Class E inverter. For k values higher than 12, the input resistance
is lower than that of the Class E inverter, this means that the
Class EF inverter will provide more power than the Class E
inverter for a certain load resistance and input voltage. Using
the Curve Fitting Toolbox in MATLAB, the following equations
have been obtained that provide an accurate fit to the graphical
solutions in Fig. 9:
D(k) =
0.39275k − 0.26593
k − 0.62755 (41)
RDC
RL
(k) =
1.6835k − 1.1984
k − 1.0681 (42)
ωRLC1(k) =
0.14069k + 0.08613
k + 0.1315
(43)
ωRLC2(k) = ωRLC1(k)k (44)
ωL2
RL
(k) =
1
4ωRLC2(k)
(45)
ωLx
RL
(k) =
0.58805k − 0.10034
k − 0.82871 (46)
ωRLC3(k) =
1
QL − ωLx
RL
(k)
. (47)
Equations (42)–(47) can be used to determine the values of
capacitors C1 , C2 , and C3 and the required duty cycle for a
given k, load resistance RL , switching frequency and output
network quality factor QL that will result in the highest power
output capability operation.
Fig. 10. Voltage and current waveforms for the maximum power output ca-
pability case (q1 = 2, D = 0.375, k = 0.867).
B. Special Case I: Solution for Global Maximum
Power-Output Capability Operation
For the case when q1 = 2, the global maximum power-output
capability is 0.1323, which occurs when the duty cycle is 0.375
and k is 0.867. In this case, the values of A1 = −0.9394, A2 =
−0.8589, B1 = −1.2405, B2 = −1.2276, p = 1.9204, φ =
2.5701 rad q2 = 2.9349, and
∫ 2π
2πD β(ωt) =
∫ 2π
0.75π β(ωt) =
5.3241. The values of the normalized output current, input re-
sistance, and maximum voltage and current stresses are given in
Table II. The switch’s voltage, switch’s current, and the current
through inductor L2 for this particular case are
vDS
VIN
(ωt)=
⎧⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎩
0, for 0 ≤ ωt < 0.75π
−1.4510 + 0.5481ωt− 1.6673 sin(ωt + 57.26◦)
+ 0.6024 sin(2.9349ωt− 55.02◦),
for 0.75π ≤ ωt < 2π
(48)
iDS
IIN
(ωt) =
⎧⎪⎨
⎪⎩
1− 3.5853 sin(ωt + 147.25◦) + 1.5560 sin(2ωt
−142.86◦), for 0 ≤ ωt < 0.75π
0, for 0.75π ≤ ωt < 2π
(49)
iL2
IIN
(ωt)=
⎧⎪⎨
⎪⎩
1.5560 sin(2ωt− 142.86◦), for 0 ≤ ωt < 0.75π
0.5356 + 1.4982 sin(2.9349ωt− 145.02)
−2.1726 sin(ωt+147.25◦), for 0.75π≤ωt<2π.
(50)
Fig. 10 shows the voltage and current waveforms for this partic-
ular case. The normalized maximum voltage across the switch
is 2.3162, which occurs at ωt = 4.9349, the normalized max-
imum switch current is 3.2632, which occurs at ωt = 1.1310
and at ωt = 2πD = 2.3562.
Next, the values of the components will be determined for
this particular case. Starting with C1 , referring to (26) and (27),
the average voltage of the switch voltage is
VIN =
IIN
2πωC1
∫ 2π
0.75π
β(ωt)dωt = 5.3241
IIN
2πωC1
(51)
and using (35)
VIN
IIN
= RDC = 6.4273RL = 5.3241
1
2πωC1
. (52)
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Therefore, the normalized reactance value of C1 with respect to
the load is
1
ωRLC1
= 7.5851. (53)
Using (13), the normalized value of C2 is
1
ωRLC2
= 6.5762. (54)
Using (6), the normalized value of L2 is
ωL2
RL
= 1.6441. (55)
The value of the residual impedance is equal to
ωLx =
vx
im
(56)
where vx is the amplitude of the voltage across the residual
impedance and is equal to
vx =
1
π
∫ 2π
2πD
vDS(ωt) cos(ωt + φ)dωt. (57)
Using (28), vx is also equal to
vx
VIN
=
2
∫ 2π
0.75π
β(ωt) cos(ωt + φ)dωt
∫ 2π
0.75π
β(ωt)dωt
= 1.1346. (58)
Using (32) and (35), the normalized value of the residual
impedance is
ωLx
RL
= 2.0339 (59)
and the normalized reactance value of C3 is
1
ωRLC3
= QL − ωLx
RL
= QL − 2.0339. (60)
C. Special Case II: Solution for Operation at High k Values
The analysis and design equations can be simplified for oper-
ation at a value of k higher than 20. The following assumptions
can be concluded based on the previous sections as k begins
to increase, p → 0, q2 ≈ q1 , A2 ≈ A1 and B2 ≈ B1 . Applying
these aforementioned assumptions to (5) and (12), the current
through inductor L2 for the period 0 ≤ ωt < 2π can be written
as
iL2
IIN
(ωt) = A1 cos(q1ωt) + B1 sin(q1ωt), for 0 ≤ ωt < 2π.
(61)
The aforementioned equation shows that the current through
inductor L2 is sinusoidal for the entire switching signal with a
frequency equal to the resonant frequency of L2 and C2 , which
is equal to q1ω. The current in the switch when it is turned ON
is
iS
IIN
(ωt) = 1− io
IIN
(ωt)− iL2
IIN
(ωt)
= 1− im
IIN
sin(ωt + φ)−A1 cos(q1ωt)
−B1 sin(q1ωt), for 0 ≤ ωt < 2πD. (62)
The harmonic content of the current in the switch consists of
a dc component, a component at the fundamental switching
frequencyω and a component at the resonant frequency ofL2C2 ,
which here is q1ω. The components with frequency q1ω can be
calculated using two quadrature current Fourier components at
q1ω. These two quadrature Fourier components are equal to A1
and B1 , respectively, as follows:
A1 = − 1
π
∫ 2πD
0
iS
IIN
(ωt) cos(q1ωt)dωt
= − sin(2πDq1)
q1π
(
1− B1 sin(2πDq1)
2
)
+
A1
π
(
sin(4πDq1)
4q1
+ πD
)
−
im
IIN
π
(
cosφ
q21 − 1
+
cos
(
φ + 2πD(q1 + 1)
)
2(q1 + 1)
− cos
(
φ− 2πD(q1 − 1)
)
2(q1 − 1)
)
(63)
B1 = − 1
π
∫ 2πD
0
iS
IIN
(ωt) sin(q1ωt)dωt
= − 2 sin
2(πDq1)
q1π
(
1− A1
4
)
− B1
π
(
sin(4πDq1)
4q1
− πD
)
−
im
IIN
π
(− sinφ
q21 − 1
+
sin
(
φ + 2πD(q1 + 1)
)
2(q1 + 1)
+
sin
(
φ− 2πD(q1 − 1)
)
2(q1 − 1)
)
. (64)
The current in capacitor C1 when the switch is turned OFF is
iC1
IIN
(ωt) = 1− io
IIN
(ωt)− iL2
IIN
(ωt) = 1− im
IIN
sin(ωt + φ)
−A1 cos(q1ωt)−B1 sin(q1ωt), for 2πD ≤ ωt < 2π.
(65)
From (28), the voltage developed across capacitor C1 is
vDS
VIN
(ωt) =
2πβ′(ωt)∫ 2π
2πD
β′(ωt)dωt
, for 2πD ≤ ωt < 2π (66)
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where
β′(ωt) =
∫ ωt
2πD
iC1
IIN
(τ)dτ = ωt− 2πD + im
IIN
(
cos(ωt + φ)
− cos(φ + 2πD))− A1
q1
(
sin(q1ωt)− sin(2πDq1)
)
+
B1
q1
(
cos(q1ωt)− cos(2πDq1)
)
. (67)
Substituting the ZVS (vDS(2π) = 0) and ZDS (iC1 (2π) = 0)
conditions into (66) gives the following two equations:
2π(1−D) + im
IIN
(
cosφ− cos(2πD + φ))− A1
q1
(
sin(2πq1)
− sin(2πDq1)
)
+
B1
q1
(
cos(2πq1)− cos(2πDq1)
)
= 0 (68)
1−A1 cos(2πq1)−B1 sin(2πq1)− im
IIN
sinφ = 0. (69)
Equations (63), (64), (68) and (69) are four simultaneous equa-
tions that can be solved numerically for imIIN , φ, A1 and B1
for a given value of q1 and duty cycle. The MATLAB function
fsolve can be used to solve these equations.
The peak drain current can be obtained by differentiating (62)
and setting it to zero, which results in the following equation:
A1q1 sin(q1ωt)−B1q1 cos(q1ωt)− im
IIN
cos(ωt + φ) = 0
(70)
which can be solved numerically. The peak drain voltage can
be obtained by differentiating (66) and setting it to zero, which
results in the following equation:
1− im
IIN
sin(ωt + φ)−A1 cos(q1ωt)−B1 sin(q1ωt) = 0
(71)
which can also be solved numerically. It should be noted that
drain voltage may contain two local maximum points depending
on the set duty cycle. Therefore, the maximum drain voltage is
the highest of the two local maximum voltages. The power-
output capability can then be calculated from (40).
The aforementioned equations can be used to proceed with
the calculations of the values of the components and other pa-
rameters. However, by observing Fig. 6(b), it can be noticed
that the maximum power-output capability and the associated
duty cycle approach 0.115 and 0.392, respectively, as k in-
creases when q1 = 2. By approximating the duty cycle value
for maximum power-output capability to 0.40, the solved values
of A1 = 0.96012, B1 = −0.18365, imIIN = 1.8099, φ = 3.1196,
and
∫ 2π
0.8π β
′(ωt)dωt = 1.3195 . From (34), the normalized input
dc resistance is
RDC
RL
=
1
2
(
im
IIN
)2
= 1.6379 (72)
and the output power is
Po = 0.6105
V 2IN
RL
. (73)
Fig. 11. Voltage and current waveforms for the case q1 = 2, D = 0.4,
k > 20.
From (26) and (27) and using (72) and the solved value of∫
β′(ωt)dωt, the normalized value of capacitor C1 is
1
ωRLC1
= 2π
RDC
RL
1∫ 2π
0.8π
β′(ωt)dωt
= 7.7993. (74)
From (58), the voltage across the residual impedance is
vx
VIN
=
2
∫ 2π
0.8π
β′(ωt) cos(ωt + φ)dωt
∫ 2π
0.8π
β′(ωt)dωt
= 0.62424. (75)
From (56) and using (72) and the solved value of imIIN , the nor-
malized value of the residual impedance is
ωLx
RL
= 0.56491 (76)
and from (60), the normalized value of capacitor C3 is
1
ωRLC3
= QL − ωLx
RL
= QL − 0.56491. (77)
The values of L2 and C2 should be chosen such that their res-
onant frequency is equal to 2ω and k is larger than 20. Fig. 11
shows voltage and current waveforms for this particular case.
The values of the normalized output current and maximum volt-
age and current stresses are given in Table II.
D. Maximum Switching Frequency and Special Case III
Based on the performed analysis, there is a certain value
for capacitor C1 to achieve optimum switching operation. This
value decreases as the switching frequency increases as dictated
by (53). Therefore, there is a maximum switching frequency
that the circuit can operate at before the value of capacitor C1
becomes smaller that the output capacitance of the switch. The
maximum switching frequency that the Class EF2 inverter can
operate at is when the value of C1 equals the output capacitance
of the switch Co (assuming that the switch’s output capacitance
is constant). For the global maximum power-output capability
case (q1 = 2,D = 0.375, k = 0.867), the maximum switching
frequency at which the ZVS and ZDS conditions can be achieved
can be determined from (53) as
fmax =
1
7.5851× 2πRLCo =
0.02098
RLCo
. (78)
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Fig. 12. Peak value of ωRL C1 for determining the maximum frequency that
can be achieved.
Fig. 13. Voltage and current waveforms for the maximum frequency operation
case.
which is about 0.7 times that of the Class E inverter. For the
case when k > 20, the maximum frequency at which the ZVS
and ZDS conditions can be achieved is determined from (74) as
fmax =
1
7.7993× 2πRLCo =
0.02041
RLCo
(79)
which is also about 0.7 times that of the Class E inverter.
By examining Fig. 9(c), the maximum switching frequency
the Class EF2 inverter can operate at and at the same time operate
at the maximum power-output capability is at the maximum
value of ωRLC1 . Fig. 12 shows a closer look at the variation of
ωRLC1 with k, the peak value is 0.17588 when k = 1.567 and
D = 0.3718. The maximum frequency here at which the ZVS
and ZDS conditions can be achieved is
fmax =
0.17588
2πRLCo
=
0.02799
RLCo
(80)
which approximately equals to the maximum frequency of the
Class E inverter. The design equations for this particular case
(maximum frequency case), which can be calculated in a similar
manner to what has been done for Case I, are given in Table II.
The values of the normalized output current, maximum voltage
and current stresses, input dc resistance and output power are
also given in Table II. Fig. 13 shows the voltage and current
waveforms for this particular case.
E. Minimum Input Choke Inductance
The minimum inductance value of the input choke will be
determined here for all of the special cases. When the switch is
ON, the voltage across the input choke is
vL1 (ωt) = VIN (81)
and the current through the choke inductance is
iL1 (ωt) =
1
ωL1
∫ ωt
0
vL1 (ωt)dωt + iL1 (0)
=
VIN
ωL1
ωt + iL1 (0). (82)
The current in the input choke at the end of the on period is
iL1 (2πD) = 2πD
VIN
ωL1
+ iL1 (0). (83)
Therefore, the peak-to-peak ripple in the input current is
ΔiL1 = iL1 (2πD)− iL1 (0) = 2πD
VIN
ωL1
. (84)
The minimum input choke inductance required for the maximum
peak-to-peak current ripple is
L1min = 2πD
VIN
ωΔiL1 max
. (85)
Using (34), the minimum input choke inductance can be written
as
L1min = 2πD
RDC
ω
Δ iL 1
IIN
. (86)
The aforementioned equation gives the minimum input choke
inductance for a certain maximum input current ripple percent-
age. Table II lists the minimum input choke inductance in all
special cases for a 10% (ΔiL1 /IIN = 0.1) maximum input rip-
ple current.
F. Efficiency
The losses and efficiency will be considered for all special
cases. The efficiency is defined as η = Po/PIN . Beginning with
the input choke, it’s losses can be represented by a series resis-
tor rf which includes the winding resistance and core losses.
According to the first assumption, the current in the input choke
is constant, therefore, the loss in the input choke is equal to
PL1 = I
2
INrf =
2(
im
IIN
)2 rfRL Po. (87)
The switch conduction power loss due to its on resistance rDS
is determined first by calculating the rms value of the switch
current from (29) as follows:
iS rms = IIN
√
1
2π
∫ 2πD
0
iS
IIN
2
(ωt)dωt (88)
and the conduction power loss is
PDS = i2S rmsrDS =
1
π
(
im
IIN
)2
∫ 2πD
0
iS
IIN
2
(ωt)dωt
rDS
RL
Po.
(89)
The power loss in the shunt capacitor C1 due to its resistance
rC1 is determined first by calculation the rms value of it’s current
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from (21) as follows:
iC1 rms = IIN
√
1
2π
∫ 2π
2πD
iC1
IIN
2
(ωt)dωt (90)
and the power loss is
PC1 = i
2
C1 rmsrC1 =
1
π
(
im
IIN
)2
∫ 2π
2πD
iC1
IIN
2
(ωt)dωt
rC1
RL
Po.
(91)
The power loss in the series tuned L2C2 branch due to the ESR
of the inductor rL2 and the resistance loss of the capacitor rC2 is
first determined by calculated the rms current value of inductor
L2 as from (5) and (12) as follows:
iL2 rms = IIN
√
1
2π
∫ 2π
0
iL2
IIN
2
(ωt)dωt (92)
and the total power loss is
PL2 C2 = i
2
L2 rms(rL2 + rC2 )
=
1
π
(
im
IIN
)2
∫ 2π
0
iL2
IIN
2
(ωt)dωt
(
rL2 + rC2
RL
)
Po.
(93)
The power loss in the output load network L3C3 due to the
inductor’s ESR rL3 and the capacitor’s resistance rC3 is
PL3 C3 =
rL3 + rC3
RL
Po. (94)
The turn-on switching power loss of the switch is assumed to
be zero if the ZVS condition is achieved. The turn-off switching
power loss can be estimated as follows [1]. The switch current
during turn-off tf can be assumed to decrease linearly. Using
(29), the switch’s current can be represented as
iS
IIN
(ωt) =
iS
IIN
(2πD)
(
1− ωt− 2πD
ωtf
)
for 2πD < ωt ≤ 2πD + ωtf (95)
and the current in the shunt capacitor C1 can be approximated
by
iC1
IIN
(ωt) ≈ iS
IIN
(2πD)
(
ωt− 2πD
ωtf
)
for 2πD < ωt ≤ 2πD + ωtf . (96)
The voltage across the switch is
vDS(ωt) =
IIN
ωC1
iS
IIN
(2πD)
∫ ωt
2πD
iC1
IIN
(τ)dτ
=
IIN
ωC1
iS
IIN
(2πD)
(ωt− 2πD)2
ωtf
(97)
TABLE I
NUMERICALLY CALCULATED POWERS
Normalized Class EF2 Class EF2 Class EF2 Class E
Power Case I (max cp ) Case II k > 20 Case III (max f ) D = 0.5
PL 1 0.15559 0.61054 0.35108 0.57666
PD S 0.45421 1.8298 1.0876 1.3648
PC 1 0.23159 0.072434 0.17394 0.21188
PL 2 C 2 0.35497 0.29170 0.24449 -
Pt f ≈
ωtf
12
≈ ωtf
12
≈ ωtf
12
≈ ωtf
12
and using (26) and (27), the voltage across switch can be repre-
sented as
vDS
VIN
(ωt) =
2π∫ 2π
2πD
β(ωt)dωt
iS
IIN
(2πD)
(ωt− 2πD)2
ωtf
. (98)
The average power dissipated in the switch is
Ptf =
VINIIN
2π
∫ 2πD+ωtf
2πD
iS
IIN
(ωt)
vDS
VIN
(ωt)dωt
≈ Po
iS
IIN
(2πD)
∫ 2π
2πD
β(ωt)dωt
∫ 2πD+ωtf
2πD
(
1− ωt− 2πD
ωtf
)
(ωt− 2πD)2
ωtf
dωt
= Po
iS
IIN
2
(2πD)
∫ 2π
2πD
β(ωt)dωt
ωt2f
24
= Po
(ωtf )2
12
. (99)
The efficiency of the inverter is
η =
1
1 + PL1 + PDS + PC1 + PL2 C2 + PL3 C3 + Ptf
. (100)
Table I lists the numerical evaluations for all the power loss
equations for the special cases described in the previous sec-
tion. Fig. 14 compares the efficiencies of all special cases of the
Class EF2 with the Class E as the load resistance varies for two
MOSFETs with different on resistances. All of the special case
Class EF2 inverters and the Class E have the same loss resis-
tances of their components. It can be noticed that the Class EF2
inverter at special cases I and III have the highest efficiencies
especially at low load resistance values and with MOSFETs that
have a large on resistance. The efficiency improvement of the
Class EF2 become less significant at large load resistances and
with MOSFETs that have low on resistances.
G. Effect of Load Variation
Similar to the Class E inverter, the Class EF2 inverter is de-
signed to operate at optimum switching conditions for fixed
value of RL . However, it is interesting to investigate how varia-
tions in the load resistance will affect the performance, mainly
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Fig. 14. Comparison between the efficiencies of the Class EF2 special cases
and the Class E for two MOSFETs with different on resistances. The values of
the of rf = 0.15 Ω, rC 1 = 0.076 Ω, rL 2 + rC 2 = 0.1 Ω, rL 3 + rC 3 = 0.55
Ω, tf = 20ns and f = 6.78MHz (a) rDS = 0.95 Ω (b) rDS = 0.045 Ω.
the switching conditions, of the designed inverter. Fourier analy-
sis will be used to perform the investigation, similar to what was
done in [17] for the Class E inverter. The fundamental Fourier
component of the switch drain voltage is given by
vDS1
VIN
(ωt) = vRL sin(ωt + φ) + vLx cos(ωt + φ)
= imRL sin(ωt + φ) + imωLx cos(ωt + φ) (101)
where vRL and vLx are the Fourier coefficients which are also
the magnitudes of the voltages across RL and Lx , respectively.
Using (15), the voltage magnitudes are equal to
p(k + 1)RL =
1
π
∫ 2π
2πD
vDS
VIN
(ωt) sin(ωt + φ)dωt (102)
p(k + 1)ωLx =
1
π
∫ 2π
2πD
vDS
VIN
(ωt) cos(ωt + φ)dωt. (103)
Since the series tuned L2C2 network is tuned to the second
harmonic of the switching frequency, it therefore, has a zero
impedance at the second harmonic. Consequently, the second
Fourier component of the switch drain voltage should be zero
and this condition results in the following two equations:∫ 2π
2πD
vDS
VIN
(ωt) sin(2ωt + φ)dωt = 0 (104)
∫ 2π
2πD
vDS
VIN
(ωt) cos(2ωt + φ)dωt = 0. (105)
Equations (102)–(105) in addition to either (16)–(17) or (18)–
(19) are now six simultaneous equations with six unknown pa-
rameters which are p, φ, A1 , A2 , B1 , and B2 , they can be solved
for given values of k, D, RL , C1 , Lx . The voltage and cur-
rent waveforms throughout the inverter can now be plotted (see
Fig. 15) for fixed normalized values of k, D, C1 , Lx (which are
given in Table II) and for different values of RL . The resistance
Ropt is the value of RL at which the inverter was designed to
operate at optimum switching conditions.
It can be noticed from the switch drain waveforms in Fig. 15
for all special cases that the inverter operates at a suboptimum
switching condition, i.e., ZVS only, when RL decreases below
its optimum value, and the inverter operates at a nonoptimum
switching condition, i.e., hard-switching, when RL increases
above its optimum value. This switching behavior is similar to
that of the Class E inverter [1], [17] in which the operation
at a suboptimum switching condition causes the switch drain
voltage to become negative before the switch turn-on signal is
applied. However, since power MOSFETs are commonly used,
their body diode will start to conduct just as the drain voltage
reaches −0.7 V. The inverter in this switching conduction does
not suffer from increased voltage and current stress but it suffers
from additional turn-on power loss due to the conduction of the
body diode. This power loss is usually insignificant [1], [2] and
high efficiency can still be maintained for RL < Ropt . Oper-
ation at a nonoptimum switching condition causes the switch
drain voltage to remain positive when the switch turn-on signal
is applied, and therefore, the switch turns ON at a positive volt-
age. Consequently, all the energy stored in capacitor C1 will be
dissipated in the switch. The inverter in this switching condition
suffers from increased current stresses and additional power loss
due to the current impulse resulting from discharging capaci-
tor C1 . The power loss can be significant, and therefore, the
operation when RL > Ropt is not recommended [1], [2].
H. Summary of Design Equations and Parameters for all
Special Cases of the Class EF2 Inverter
Table II summarizes all the design equations and parameters
for all the special cases of the Class EF2 inverter in comparison
with the Class E inverter.
IV. EXPERIMENTAL VERIFICATION AND RESULTS
Experimental verification for all of the defined special cases of
the Class EF2 inverter have been carried out on a 23-W system. A
switching frequency of 6.78 MHz was chosen for Cases I and II,
and a 8.60-MHz switching frequency was chosen for Case III
to demonstrate its capability to operate at higher frequencies.
In order to ensure a fair comparison, the same MOSFET, load
resistance and inductance L3 were used when verifying all of
the special cases.
A. Experimental Setup
Beginning with the MOSFET, according to Table II, the peak
voltage across the MOSFET is approximately 2.2 times the
input voltage. Therefore, it is important to select a MOSFET
with a voltage rating that can withstand this voltage in addi-
tion to considering a certain safety margin. The inductance of
the MOSFET’s package should be as small as possible to al-
low for these megahertz switching frequencies to be achieved
and to allow for clean voltage waveforms to be achieved. In
addition, the MOSFET’s total gate charge should be reasonably
low to reduce gate drive losses. Finally, the MOSFET’s output
capacitance (Co ) should be as low as possible, ideally below
500 pF. This is important because a large output capacitance
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Fig. 15. Voltage and current waveforms of the Class EF2 inverter for different values of RL . Suboptimum switching operation is achieved when RL < Ropt
and nonoptimum switching operation is achieved when RL > Ropt (a) Case I (b) Case II (c) Case III.
TABLE II
SUMMARY OF ALL DESIGN EQUATIONS AND PERFORMANCE PARAMETERS
Parameter Class EF2 Class EF2 Class EF2 Class E
Case I (max cp ) Case II k ≥ 20 Case III (max f ) D = 0.5
D 0.3750 0.4000 0.3718 0.5000
k 0.867 ≥20 1.567 -
q2 2.9349 ≈2 2.5598 -
1
ωRL C1
7.5851 7.7993 5.6857 5.4466
1
ωRL C2
6.5762 - 8.9095 -
ωLx
RL
2.0339 0.5649 1.1167 1.1525
f L1 m in
RL
24.1024 6.5516 10.5952 8.6685
RD C
RL
6.4273 1.6379 2.8497 1.7337
cp 0.1323 0.1152 0.1199 0.0981
1
fm a x RL Co
47.6644 48.9956 35.7270 19.7394
Po RL
V 2IN
0.1556 0.6105 0.3509 0.5768
vD S
V IN
max 2.3162 2.2964 2.2433 3.5620
iS
IIN
max 3.2632 3.7790 3.7191 2.8620
would prevent the desired switching frequency to be achieved
and the nonconstant device capacitances can affect the perfor-
mance of the inverter. The MOSFET SiS892ADN (100 V, 28
A) from Vishay (in a surface mount 1212 package) was found
to be suitable. It’s maximum on resistance is 0.047 Ω and has a
maximum input capacitance of approximately 850 pF. Its output
capacitance is below 400 pF for dc drain voltages above 16 V.
The peak voltage across the MOSFET is expected to be 72 V
and its peak current is expected to be up to 6 A. The gate driver
UCC27321 from Texas Instruments was used and a maximum
gate drive voltage of 7.0 V was set for all cases.
Fig. 16. Photograph of the Class EF2 inverter and the load inductance.
All the capacitors used were multilayer ceramic capacitors
from AVX Corporation. The capacitors belong to the manufac-
turer’s “Hi-Q” series and are designed for RF and microwave
applications. Their ESR is below 0.04 Ω for frequencies below
30 MHz. Inductance L3 had to be an air-core inductor to avoid
the excessive core power losses. It was formed using a coil that
consisted of two turns with a diameter of approximately 15 cm
and using four AWG copper wire. It’s inductance was measured
to be approximately 1.25 μH and its ESR is approximately
0.21 Ω. The load consists of three paralleled 15-Ω 35-W thick
film resistors from Bourns. Each resistor had a maximum induc-
tance of 0.1 μH. Obtaining voltage and current measurements
can be difficult when the switching frequency is several mega-
hertz since any voltage and current probe will have an impact on
the inverter due to their capacitance and inductance. Therefore,
only the MOSFET’s drain voltage and the output current will be
acquired since the voltage probe’s capacitance and the current
probe’s inductance can be absorbed in the circuit. The current
probe N2783A from Keysight Technologies was used to record
the output current. The total inductance of the current probe and
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TABLE III
THEORETICAL AND MEASURED PARAMETERS
Class EF2 Class EF2 Class EF2 Class E
Case I (max cp ) Case II (k = 20) Case III (max f ) D = 0.5
Power Exp. Theory Exp. SPICE Exp. Theory Exp. SPICE
C1 (pF) 257 + Co * 589.48 47 + Co * 50 + Co * 257 + Co * 619.98 330 + Co * 220 + Co *
C2 (pF) 667 679.92 29.30 28.66 392 395.65 - -
C3 (pF) 500 501.24 419.20 430.37 268 275.86 447 463
L1 (μH) 47 18.66 47 4.83 47 6.47 47 6.39
L2 (nH) 215 202.61 4800 4810 215 216.41 - -
L3 (μH) 1.35 1.35 1.35 1.35 1.35 1.35 1.35 1.35
RL (Ω) 5.00 5.00 5.00 5.00 5.00 5.00 5.00 5.00
f (MHz) 6.78 6.78 6.78 6.78 8.60 8.60 6.78 6.78
D - 0.375 - 0.400 - 0.37 - 0.500
V IN (V) 30.0 30.25 17.49 17.50 20 20.38 16.0 16.0
IIN (A) 0.83 0.83 1.49 1.40 1.20 1.24 1.31 1.38
P IN (W) 24.9 24.97 26.06 24.55 24.0 25.15 20.96 22.08
Po (W) 22.67 23.00 19.92 18.70 21.26 23.00 18.59 20.00
η (%) 91.1 ± 2 92.11 76.44 ± 2 76.17 88.6 ± 2 91.03 88.7 ± 2 90.6
vDS m a x 72 70.06 48.80 42.26 42.90 44.87 60.1 60.1
Co is the value of the MOSFET’s output capacitance calculated at V IN .
the load resistors was assumed to be 0.1 μH according to their
datasheets and was added to the inductance of L3 . The output
power was calculated using the reading of the current probe
which has accuracy of about 2%. Fig. 16 shows a photograph
of the Class EF2 inverter hardware.
B. Global Maximum cp Case (Case I)
For Case I, the values of capacitors C1 , C2 , and C3 , in ad-
dition to all other parameters, were calculated for a switching
frequency of 6.78 MHz using the design equations given in
Table II and their values are all listed in Table III. The input
voltage was calculated to be 30.25 V and the MOSFET’s out-
put capacitance at this voltage was deducted for the calculated
value of C1 . Capacitors C2 and C3 each consisted of four paral-
lel capacitors. The difference between the used total capacitance
value of C2 and the theoretical value is due to the parasitic ca-
pacitance of the PCB. The value of inductor L2 was calculated to
be 202.61 nH. This inductor was formed by using two paralleled
430 nH air-core inductors from Coilcraft (2929SQ series). The
shape of the parallel coils were slightly altered to achieve the
desired inductance. According to (50), the current in inductor
L2 contains several frequency components (first, second, and
third harmonics), therefore, the inductor’s ESR will be different
for each one of these components. For simplification, the ESRs
at 6.78, 13.56, and 20.34 MHz were calculated according to
the manufacturer’s datasheet and their average was considered
as a constant ESR for the entire switching period, which was
equal to 0.18 Ω. Adding the dc resistance of the paralleled coils
and the ESR of capacitor C2 makes the total ESR in the L2C2
branch approximately 0.20 Ω.
The measured input and output powers, input current and
maximum MOSFET voltage are listed in Table III and are com-
pared with their theoretical values. It can be noticed that error
between measurements and theory is low. The recorded wave-
forms of the MOSFET’s drain voltage and output current are
shown in Fig. 17(a) and the theoretical waveforms are shown
in comparison. It can be noticed that recorded and theoretical
waveforms are a close match. The phase shift in the recorded
current waveform is due to the response of the current probe.
The measured efficiency for this case is 91.1 ± 2%.
C. Maximum Frequency Case (Case III)
The verification and design process for Case III was similar
to that of Case I. The switching frequency was increased to
8.60 MHz to show that the Class EF2 inverter in this case can be
operated at higher switching frequencies. This specific switch-
ing frequency was chosen in order to keep the same parallel
coils for inductor L2 that were used in Case I. The average ESR
for inductor L2 is now approximately 0.25 Ω.
The measured input and output powers, input current and
maximum MOSFET voltage for this case are listed in Table III.
The error between measurements and theory for this case are
minor. The recorded waveforms of the MOSFET’s drain voltage
and output current are shown in Fig. 17(b). and the theoretical
waveforms are shown in comparison. The recorded and the-
oretical waveforms are a close match as well. The measured
efficiency for this case is 88.6 ± 2%.
D. k = 20 Case (Case II)
For Case II, the switching frequency was decreased back to
6.78 MHz. A k value of 20 was chosen in order to obtain the
lowest inductance value for L2 , which was calculated to be
4.81 μH. The magnetic core T106-2 from Mircometals had
to be used to achieve this inductance. The input voltage for a
23-W output power was calculated to be approximately 15.5 V.
Although the MOSFET’s output capacitance at this voltage is
below the required C1 capacitance, it’s nonlinearity in addition
to the losses and saturation of the magnetic core of inductor
L2 were quite significant and had an impact on inverter’s per-
formance. Therefore, the SPICE model was used to verify the
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Fig. 17. Measured drain voltage and output current waveforms for Cases I,
II, III and for Class E operation (a) Case I (b) Case III (c) Case II (d) Class E
operation.
performance of the inverter in this case by simulating the exper-
imental setup. Table II compares the values of all components
and the measured input and output powers, input current, and
maximum MOSFET voltage in comparison with those of the
SPICE simulation. Fig. 17(c) compares between the recorded
MOSFET’s drain voltage and output current waveforms with
the SPICE simulation. It can be noticed that the recorded wave-
forms are in good agreement with the SPICE simulation. The
calculated efficiency was 76 ± 2%, the low efficiency is due to
the excessive losses and possible saturation in the magnetic core
used for inductor L2 .
E. Class E Operation
The designed Class EF2 inverter was then operated as a
Class E inverter in order to proof that Case I and III can be
more efficient. The switching frequency was kept at 6.78 MHz.
The components’ values, input and output powers, input current,
and maximum MOSFET voltage were calculated from the de-
sign equations in [1]. The calculated input voltage was 16 V and
it was also found that the nonlinearity of the MOSFET’s output
capacitance affected the performance of the inverter, therefore,
the SPICE model was used for verification. The component val-
ues and measured parameters are listed in Table III. The recorded
MOSFET’s drain voltage and output current waveforms shown
in Fig. 17(d) and an excellent agreement can be seen with the
SPICE simulation. The calculated efficiency was 88.7 ± 2%
which is lower than what had been achieved with Case I and is
similar to what had been achieved with Case III as predicted by
the theory.
V. CONCLUSION
This paper presented a detailed analytical analysis on the op-
eration and performance of Class EF and Class E/F inverters.
The analysis was performed to investigate the initial reports
in the literature about their improved efficiency, reduced volt-
age, and current stresses compared to the Class E inverter. The
Class EF2 inverter was studied in further detail and three special
cases of operation were defined. The special cases are operating
at maximum power output capability, maximum frequency op-
eration, and maximum output power. The following conclusions
can be made regarding the Class EF2 inverter.
1) The peak voltage across the MOSFET is about 2.2–2.3
times the input dc voltage compared to about 3.56 times
the input dc voltage for the Class E inverter.
2) Class EF2 inverters in all special cases have a higher
power-output capability than Class E and Class D invert-
ers. Their optimum duty cycle range is between 0.37 and
0.40 compared to a single optimum value of 0.50 for the
Class E inverter.
3) It was shown that Class EF2 inverters can operate more
efficiently with a low energy storage, or low Q, series
resonant LC network especially at high frequencies. This
is because air-core inductors can be used, which can be
designed to have low losses compared to a magnetic-core-
based inductor.
4) The maximum frequency of operation of the Class EF2
inverter at maximum power-output capability, as defined
in Case III, is slightly less than that of Class E inverters.
5) The power dissipation in the MOSFET’s on resistance is
lower than that of the Class E inverter. This makes special
Cases I and III of the Class EF2 inverter more efficient than
Class E inverters especially for on resistances above 0.04
Ω. The efficiency improvement becomes less significant
for MOSFETs with very low on resistances where the
Class E inverter might be a better design choice because
of its lower number of components.
6) For a given load resistance and required output power, the
input voltage required for Cases I and III of the Class EF2
is higher than that of the Class E inverter. A higher input
voltage might be beneficial because the input dc current
and ripple will be lower, and the MOSFET’s nonlinear out-
put capacitance will have a lower impact of the inverter’s
performance as observed in the experimental results
section.
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7) Special Case II of the Class EF2 inverter can deliver more
power to a load compared to the Class E inverter, however,
the efficiency will be lower due to the increased losses in
the added resonant network.
8) Similar to Class E inverters, Class EF2 inverters operate at
suboptimum switching conditions when RL < Ropt and
nonoptimum switching conditions when RL > Ropt .
Future work may involve investigating the performance of
the Class EF2 inverter for variations in circuit parameters and
loading conditions and identifying the safe operating regions for
suboptimum switching conditions. In addition to researching
into methods to control and regulate the output power.
REFERENCES
[1] M. K. Kazimierczuk, RF Power Amplifiers, 2nd ed. Chichester, U.K.:
Wiley, 2015.
[2] A. Grebennikov, N. O. Sokal, and M. J. Franco, Switchmode RF and
Microwave Power Amplifiers. Oxford, U.K.: Academic, 2012.
[3] M. Kazimierczuk and K. Puczko, “Exact analysis of Class E tuned power
amplifier at any Q and switch duty cycle,” IEEE Trans. Circuits Syst.,
vol. 34, no. 2, pp. 149–159, Feb. 1987.
[4] F. H. Raab, “Idealized operation of the Class E tuned power amplifier,”
IEEE Trans. Circuits Syst., vol. 24, no. 12, pp. 725–735, Dec. 1977.
[5] N. O. Sokal and A. D. Sokal, “Class E-a new class of high-efficiency tuned
single-ended switching power amplifiers,” IEEE J. Solid-State Circuits,
vol. 10, no. 3, pp. 168–176, Jun. 1975.
[6] S. Aldhaher, P. C.-K. Luk, A. Bati, and J. F. Whidborne, “Wireless power
transfer using Class E inverter with saturable dc-feed inductor,” IEEE
Trans. Ind. Appl., vol. 50, no. 4, pp. 2710–2718, Jul. 2014.
[7] S. Aldhaher, P. C.-K. Luk, and J. F. Whidborne, “Tuning Class E inverters
applied in inductive links using saturable reactors,” IEEE Trans. Power
Electron., vol. 29, no. 6, pp. 2969–2978, Jun. 2014.
[8] M. Pinuela, D. Yates, S. Lucyszyn, and P. Mitcheson, “Maximizing dc-to-
load efficiency for inductive power transfer,” IEEE Trans. Power Electron.,
vol. 28, no. 5, pp. 2437–2447, May 2013.
[9] A. Mediano and N. Sokal, “A Class-E RF power amplifier with a flat-
top transistor-voltage waveform,” IEEE Trans. Power Electron., vol. 28,
no. 11, pp. 5215–5221, Nov. 2013.
[10] A. Grebennikov, “High-efficiency Class E/F lumped and transmission-
line power amplifiers,” IEEE Trans. Microw. Theory Tech., vol. 59, no. 6,
pp. 1579–1588, Jun. 2011.
[11] Z. Kaczmarczyk, “High-efficiency Class E, EF2 , and E/F3 inverters,”
IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1584–1593, Oct. 2006.
[12] S. D. Kee, I. Aoki, A. Hajimiri, and D. Rutledge, “The Class-E/F family
of ZVS switching amplifiers,” IEEE Trans. Microw. Theory Tech., vol. 51,
no. 6, pp. 1677–1690, Jun. 2003.
[13] M. Hayati, A. Sheikhi, and A. Grebennikov, “Effect of nonlinearity of par-
asitic capacitance on analysis and design of Class E/F3 power amplifier,”
IEEE Trans. Power Electron, vol. 30, no. 8, pp. 4404–4411, Aug. 2015.
[14] J. M. Rivas, Y. Han, O. Leitermann, A. D. Sagneri, and D. J. Perreault, “A
high-frequency resonant inverter topology with low-voltage stress,” IEEE
Trans. Power Electron., vol. 23, no. 4, pp. 1759–1771, Jul. 2008.
[15] A. Grebennikov, “High-efficiency Class-FE tuned power amplifiers,”
IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 10, pp. 3284–3292,
Nov. 2008.
[16] J. W. Phinney, D. J. Perreault, and J. H. Lang, “Radio-frequency inverters
with transmission-line input networks,” IEEE Trans. Power Electron.,
vol. 22, no. 4, pp. 1154–1161, Jul. 2007.
[17] F. H. Raab, “Effects of circuit variations on the Class E tuned power
amplifier,” IEEE J. Solid-State Circuits, vol. 13, no. 2, pp. 239–247, Apr.
1978.
Samer Aldhaher received the B.Sc. degree in elec-
trical engineering from the University of Jordan,
Amman, Jordan, and the Ph.D. degree from Cran-
field University, Bedford, U.K., in 2010 and 2014,
respectively.
His doctoral research focused on the design and
optimization of switched-mode circuits and develop-
ment of novel electronic tuning methods for inductive
power transfer applications. He is currently a Re-
search Associate with the Control and Power Group,
Department of Electrical and Electronic Engineering,
Imperial College London, London, U.K. His current research interests include
the design of multi-MHz dc/ac inverters and rectifiers and wireless power trans-
fer applications based on resonant inductive links.
David C. Yates (M’03) received the M. Eng. degree
in electrical engineering and the Ph.D. degree from
Imperial College London, London, U.K., in 2001 and
2007, respectively. His doctoral research was focused
on ultralow-power wireless links.
He is currently a Research Fellow with the Control
and Power Group, Department of Electrical and Elec-
tronic Engineering, Imperial College London. His
research interests include converters and magnetics
for wireless power transfer and ultralow-power RF
circuits for sensor networks.
Paul D. Mitcheson (S’02–M’04–SM’12) received
the M.Eng. degree in electrical and electronic engi-
neering, and the Ph.D. degree from Imperial College
London, London, U.K., in 2001 and 2005, respec-
tively.
He is currently a Reader in Electrical Energy Con-
version with the Control and Power Research Group,
Electrical and Electronic Engineering Department,
Imperial College London. His research interests in-
clude energy harvesting, power electronics and wire-
less power transfer to provide power to applications
in circumstances where batteries and cables are not suitable. His research has
been supported by the European Commission, Engineering and Physical Sci-
ences Research Council, and several companies.
Dr. Mitcheson is a Fellow of the Higher Education Academy and sits on the
executive committee of the U.K. Power Electronics Centre.
